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Abstract—Activation functions are widely used in neural net-
works to decide the activation value of the neural unit based
upon linear combinations of the weighted inputs. The effective
implementation of activation function is highly important, as
they help to represent non-linear complex functional mappings
between inputs and outputs of the neural network. One of the
non-linear approaches is to use a sigmoid function. Therefore,
there is a growing need in enhancing the performance of
sigmoid circuits. In this paper, the main objective is to modify
existing current mirror based sigmoid model by replacing CMOS
transistors with memristor devices. This model was tested varying
different circuit parameters, transistor size and temperature. The
the area, power and noise in the modified CMOS-memristive
sigmoid circuit are shown. The application of memristors in the
sigmoid circuit results in higher component density in an on-
chip area, allowing a reduction of power and area by 7%. The
proposed sigmoid circuit was simulated in SPICE using 180nm
TSMC CMOS technology.
Keywords: Sigmoid function, Memristor, CMOS transistors,
LTSpice
I. INTRODUCTION
One of important modules of artificial neural network is
the activation function, which is normally represented by
sigmoid function [1], [2]. A sigmoid function is applied to
the output resulted in linear combination of input signals
of neural network. Sigmoid functions are popular in neural
networks mainly because of their derivative properties: they
are computationally easy to perform. Sigmoid functions are
widely used in learning algorithms for clustering [3], pattern
recognition [4], function approximation[5], etc. Therefore, the
improvement of a sigmoid activation function circuit is a
rising need in designing new models in IC industry to meet
new specifications: minimized area, low power consumption,
temperature independence and resistance to noise.
There were several designs proposed for this purpose [6],
[7], [1]. However, due to large number of transistors, area and
power consumption are the main drawbacks of listed circuits.
This paper presents a modification of current mirror based
sigmoid presented in [8]. The main advantage of this model
is in ability of programming limits of sigmoid by adjusting
two bias currents[8]. As the memristor is a promising solution
used in various architectures [9], [10], [11], [12], [13], [14],
introducing memristors further improves the circuit is terms
of on-chip area and power dissipation.
This paper is structured in the following way: Section 1
gives an introduction to the article, Section 2 goes through the
background information about the existing projects, in the third
section Methodology is discussed, Results and Discussions are
provided in the fourth section, and finally Conclusion will be
drawn based on results and performed work. Also, several
ideas for future works will be provided.
II. BACKGROUND
Generally, sigmoid function is one of nonlinear approaches
for the activation function. It is described as
S(x) =
1
1 + e−x
and having the following graphic representation:
Fig. 1. Sigmoid Function
Activation functions are known to be used for neural net-
works applications[6]. Artificial neuron can be described by
the following relationship:
Y =
∑
(weight ∗ input) + bias
Where, neural networks can learn their biases and weights
using back propagation algorithm for cost functions. [7] For
particular weighted inputs, activation functions decide whether
certain neuron should be fired (activated) or not. One of the
obvious solution is to use step function. The output is high
for values greater than threshold. However, it is binary, which
is not applicable for multiple classes. The solution must be
analog, therefore the linear function is considered, so that
values in between can be taken into account. Unfortunately,
its gradient is constant. That means that the error correction
made by back propagation is also constant and does not depend
on change in input [7]. Therefore, sigmoid function has been
proposed as a solution: it is real, continuous, non-linear and
it can be differentiated. Despite the fact that it has the same
vanishing gradient problem as hyperbolic tangent function, it
is still used widely nowadays. [15], [16].
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2TABLE I
MOSFET TYPE W/L (µm/µ)
M1 PMOS 1.5/0.18
M2 PMOS 1/0.18
M3, M5, M11 PMOS 4/0.18
M4 PMOS 3/0.18
M6 NMOS 2/0.18
M9, M10, M12 NMOS 1/0.18
M7, M8 NMOS 4/0.18
In the paper by [8], basic circuit of the sigmoid function is
built as in Fig.2. Sigmoid function can be implemented using
only 6 pairs of CMOS transistors. The circuit is regulated
by input DC voltage. This circuit is simulated for 0.18µm
technology, i.e. Length of transistors is set to 0.18µm, and
Width is changed accordingly to satisfy specifications. The
table providing width and length values is shown in Table I.
Here, the extra circuit has been added to avoid offset in
the output. This is done to achieve zero-centered, symmetric
sigmoid[8]. Also, biasing Voltage source has been connected
to the gates of transistors M1 and M9 to turn them on.
Fig. 2. Basic Sigmoid circuit using voltage reference
III. METHODOLOGY
A. Modified Circuit Design
In the proposed design, transistors acting as resistors (in
saturation mode) are replaced with memristors. For this pur-
pose, memristor model created in 2009 in HP labs by Zdenek
and Dalibor Biolek was used[17]. Fig.3 is built as a proposed
model. Two memristors are added instead of transistors M2
and M10. The rest of transistors have the same width and
length values as in original circuit.
B. Mathematical Analysis
Understanding of the small signal model is very important
for the project, as it helps analyzing the effect of incremental
changes in iD, vGS , vDS of MOSFET transistors.[18]
Fig. 3. Proposed Memristive Model
For MOSFET transistors, small-signal model usually con-
structed as in Fig.4
Fig. 4. General small signal model for MOSFET
In Fig.4, gm stands for transconductance, vgs is gate to
source voltage of the transistor and ro is the output resistance.
This model is used to get an expression for output current:
Id = Kn/2 ∗ (VGS − VTN )2(1 + λVDS) (1)
Transconductance value is determined as
gm =
2Id
VGS − VTN =
√
2KnId (2)
and finally, output resistance is:
ro =
1
go
=
1 + λVDS
λID
(3)
Here, it is assumed that all non-linear models are replaced
with linear elements (resistors, capacitors, e.g.). All the tran-
sistors in the Fig.3 are replaced with the model shown in Fig.4.
Using the above information, the drain current of MOS
transistor in saturation can be derived:
iDSwi =
W
L
ID0e
VGS/nVT (4)
IV. SIMULATION RESULTS AND DISCUSSION
A. Generalized Sigmoid function
First, the generalized sigmoid function was constructed. The
standard formula for generalized sigmoid is defined as:
Y (t) = A+
(K −A)
(C +Qe−Bt)1/v
(5)
3Fig. 5. Small signal model of Fig.3
By analyzing the output from Fig.3, the equation referred
to that function could be derived:
Y (x) = −510 + 490 ∗ 2 ∗ 10e
−1
1 + e−2.8x
(6)
The plot of this equation was constructed using MATLAB,
and two signals were compared:
Fig. 6. Generalized sigmoid
Therefore, mathematical model of an output from Fig.3 was
derived.
B. Temperature analysis
The temperature analysis has been done for both original
and memristor-based circuit. The temperature is varied be-
tween -50oC and 50oC with increment of 10oC.
The proposed and original circuits have the same reaction
to the change in temperature, as it can be seen from Fig.7 and
Fig.8. The values are in close range to ±500µA.
C. Area and Power calculations
1) Area: Area of transistors in original circuit is calculated
as follows:
Atransistor = 3WL
Fig. 7. Temperature analysis of original sigmoid
Fig. 8. Temperature analysis of proposed sigmoid
Therefore, summing up area of all 12 transistors in Table I
will result in
Aoriginal = 14.85µm
2
Now, for the proposed circuit, assuming memristors to have
dimensions 50nm x 100nm, the overall area is going to be:
Aproposed = 13.775µm
2
The area has been reduced by 7.2%
2) Power: Power is calculated element-wise: average power
for every element is summed up to get overall circuit power.
This is done using LTSpice platform. For original circuit the
average power between -3V and 3V is observed to be 5.2mW.
For the proposed circuit, due to 2 memristors replacing tran-
sistors, the average power is significantly reduced to 3mW.
D. THD analysis
Total harmonic distortion analysis has been done for both
original and proposed sigmoids. A 5V sine AC signal is
4TABLE II
Area (µm2) Power (mW ) THD(%)
Sigmoid using CMOS 14.85 5.2 6.08
Sigmoid using memristors 13.775 3 5.67
applied as input with amplitude 1V and frequency 1kHz.
The total harmonic distortion is 5.67% for proposed circuit
compared to 6.08% of original circuit. Reduction of Total
Harmonic Distortion in 0.41% is achieved.
The table showing different parameters comparing original
and proposed circuits is presented in Table II.
V. CONCLUSION
This paper presented modified Sigmoid circuit with two
transistors acting in saturation mode being replaced by mem-
ristor models. Current mirror based sigmoid was recreated,
and compared with proposed model. The slight improvement
of efficiency in terms of area and noise has been achieved.
Moreover, significant power reduction was possible by intro-
ducing memristors.
The future works shall include improvement of Total har-
monic distortion, as 3% might be too large for some appli-
cation requiring minimum noise. The one way of doing it
is to vary W/L ratio. Also, the possibility of adding more
memristors should be investigated, with keeping in mind that
the ability of programming sigmoid limits has to be kept.
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